A Small-Area Hardware Implementation of Hash Algorithm Standard HAS-160
نویسندگان
چکیده
منابع مشابه
Efficient Pipelined Hardware Implementation of RIPEMD-160 Hash Function
In this paper an efficient implementation of Ripemd160 hash function is presented. Hash functions are a special family of cryptographic algorithms, which is used in technological applications with requirements for security, confidentiality and validity. Applications like PKI, IPSec, DSA, MAC’s incorporate hash functions and are used widely today. The Ripemd-160 is emanated from the necessity fo...
متن کاملHardware Implementation of Hash Functions
where M is the input message and h is the hash generated by the hash algorithm H . Normally, the size of the hash h is fixed by the algorithm. For a cryptographic hash function, the hash length should be large enough to prevent an attack from finding two or more messages that generate the same hash. Currently, the most commonly used hash algorithms are MD5 [1] and SHA-2 [2]. In general, the cry...
متن کاملA pipelined implementation of the grØstl hash algorithm and the advanced encryption standard
Grøstl is a recently proposed cryptographic hash algorithm that has common structure and features with the Advanced Encryption Standard (AES). The objective of this paper is to present the design of a high speed joint implementation of Grøstl and AES with minimal resources using a pipelining method. The advantage of this implementation is that it efficiently provides both cryptographic hash fun...
متن کاملA High-Speed and Area Efficient Hardware Implementation of AES-128 Encryption Standard
The Advanced Encryption Standard (AES) is used nowadays extensively in many network and multimedia applications to address security issues. In this paper, a high throughput area efficient FPGA implementation of the latter cryptographic primitive is proposed. It presents the highest performance (in terms of throughput) among competitive academic and commercial implementations. Using a Virtex-II ...
متن کاملA Novel and Efficient Hardware Implementation of Scalar Point Multiplier
A new and highly efficient architecture for elliptic curve scalar point multiplication is presented. To achieve the maximum architectural and timing improvements we have reorganized and reordered the critical path of the Lopez-Dahab scalar point multiplication architecture such that logic structures are implemented in parallel and operations in the critical path are diverted to noncritical path...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of the Korean Institute of Information and Communication Engineering
سال: 2010
ISSN: 2234-4772
DOI: 10.6109/jkiice.2010.14.3.715